国产精品久久久久久亚洲影视,插我舔内射18免费视频,国产+精品+在线观看,国产精品18久久久久久麻辣,丰满少妇69激情啪啪无

0 賣盤信息
BOM詢價(jià)
電子資訊
技術(shù)方案
您現(xiàn)在的位置： 首頁 > 品牌信息 > QUICKLOGIC

關(guān)于QUICKLOGIC

QUICKLOGIC

快輯半導(dǎo)體公司是一家無晶圓廠半導(dǎo)體公司，致力于開發(fā)低功耗，多核半導(dǎo)體平臺(tái)以及用于人工智能（AI），語音和傳感器處理的知識(shí)產(chǎn)權(quán)（IP）。 這些解決方案包括用于硬件加速和預(yù)處理的嵌入式FPGA IP（eFPGA），以及將eFPGA與其他處理器和外圍設(shè)備集成在一起的異構(gòu)多核SoC。 快輯半導(dǎo)體最近收購的全資子公司SensiML Corporation的Analytics Toolkit通過使用AI技術(shù)的精確傳感器算法完善了端到端解決方案。 全方位的平臺(tái)，軟件工具和eFPGA IP支持在移動(dòng)，可穿戴，可聽，消費(fèi)，工業(yè)，邊緣和端點(diǎn)IoT上切實(shí)有效地采用AI，語音和傳感器處理。
上一頁 下一頁
為您找到相關(guān)結(jié)果 779 條 54 /78
QL3040-0PQ208I
型號(hào)：
QL3040-0PQ208I
品牌：
QUICKLOGIC
產(chǎn)品分類：
集成電路
描述：
Architecture Overview The pASIC 3 family of devices have a range of 4,000 to 60,000 usable PLD gates. pASIC 3 FPGAs are fabricated on a 0.35 μm four-layer metal process using QuickLogic’s“ patented ViaLink“ technology to provide a unique combination of high performance, high density, low cost, and extreme ease-of-use. Device Highlights High Performance & High Density ? Up to 60,000 usable PLD gates with up to 316 I/Os ? 300 MHz 16-bit counters, 400 MHz datapaths ? 0.35 μm four-layer metal non-volatile CMOS process for smallest die sizes Easy to Use/Fast Development Cycles ? 100% routable with 100% utilization and complete pin-out stability ? Variable-grain logic cells provide high performance and 100% utilization ? Comprehensive design tools include high quality Verilog/VHDL synthesis Advanced I/O Capabilities ? Interfaces with 3.3 V and 5.0 V devices ? PCI compliant with 3.3 V and 5.0 V buses for -1/-2/-3/-4 speed grades ? Full JTAG boundary scan ? I/O cells with individually controlled registered input path and output enables Up to 316 I/O Pins ? Up to 308 bidirectional input/output pins, PCI-compliant for 5.0 V and 3.3 V buses for 1/-2/-3/-4 speed grades ? Up to eight high-drive input/distributed network pins Up to Eight Low-Skew Distributed Networks ? Two array clock/control networks are available to the logic cell flip-flop; clock, set, and reset inputs — each can be driven by an input-only pin ? Up to six global clock/control networks are available to the logic cell; F1, clock, set, and reset inputs and the data input, I/O register clock, reset, and enable inputs as well as the output enable control — each can be driven by an input only pin, I/O pin, any logic cell output, or I/O cell feedback High Performance ? Input + logic cell + output total delays under 6 ns ? Data path speeds over 400 MHz ? Counter speeds over 300 MHz
每頁顯示 條
第一頁 上一頁 [ 49 ] [ 50 ] [ 51 ] [ 52 ] [ 53 ] [ 54 ] [ 55 ] [ 56 ] [ 57 ] [ 58 ] 下一頁 共78 頁 最后一頁
拍明芯城logo
拍明芯城微信圖標(biāo)

各大手機(jī)應(yīng)用商城搜索“拍明芯城”

下載客戶端，隨時(shí)隨地買賣元器件！

拍明芯城公眾號(hào)
拍明芯城抖音
拍明芯城b站
拍明芯城頭條
拍明芯城微博
拍明芯城視頻號(hào)
Copyright 2012- 2022 拍明芯城ICZOOM.com 版權(quán)所有 客服熱線：400-693-8369 (9:00-18:00) 營業(yè)執(zhí)照